A monolithic semiconductor substrate

Chip Design Journal

Subscribe to Chip Design Journal: eMailAlertsEmail Alerts newslettersWeekly Newsletters
Get Chip Design Journal: homepageHomepage mobileMobile rssRSS facebookFacebook twitterTwitter linkedinLinkedIn

Chip Design Authors: Jnan Dash, Jason Bloomberg, Trevor Bradley, David Strom

Related Topics: Semiconductor Journal, Chip Design

Semiconductors: News Feed Item

Global Unichip Announces Greater Than 3X Schedule Reduction of Full-Chip Design Closure on 50M Gate Design With New Encounter Digital Implementation System

Silicon Predictability, Complete Multi-Mode/Multi-Corner Analysis, and Embedded Timing Signoff and Signal Integrity Drive Rapid Design Closure

SAN JOSE, CA -- (Marketwire) -- 04/02/09 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that Global Unichip Corporation (GUC) successfully taped out a 65-nanometer, high-performance networking switch processor that features 50 million gates and an operating speed of 400 megahertz. GUC designed the large, complex chip using the Cadence® Encounter® Digital Implementation System to achieve a significant reduction in overall chip design time.

"Our ability to successfully tapeout this high-performance, high gate-count design using the Encounter Digital Implementation System reinforces Global Unichip's leadership in managing large and complex designs," said Chi-Chiang Hsieh, VP of Global Unichip. "It also exemplifies the productivity-improving capabilities of the Encounter Digital Implementation System, which allowed us to achieve full chip-design closure in one week, as opposed to one month using a traditional approach."

These improvements were made possible through the Encounter Digital Implementation System's top-level design planning-and-assembly, highly predictable block timing closure flow and end-to-end multi-processing capabilities, including superthreaded routing. In addition, by adopting top-down timing budgeting and virtual flat methodology using dynamic timing modeling technology in this hierarchical design, GUC achieved good block level implementation quality, enabling chip integration success in one single iteration.

The 65nm, ultra-high performance network switch processor is capable of transmitting at 3GHz and includes a 10 Gigabit Attachment Unit Interface (XAUI) for high-speed interoperability. The 50 million gate design was partitioned into 18 blocks, the largest partition having 12 million gates. Since the turnaround time including chip level prototyping and budgeting/partition could be done within one day, designers could focus on solving design issues instead of being concerned with the tool's run time. The early timing, area and congestion estimations with minimal user intervention enabled GUC to complete the floorplan in a faster and more predictable manner.

In order to handle seven process corners and two distinct constraint modes in block level implementation, GUC turned to Encounter Digital Implementation System's high capacity bock timing closure flow, which uses a streamlined software architecture to achieve reduced runtime on end-to-end block implementation while meeting aggressive timing performance requirements. In addition, GUC leveraged Cadence NanoRoute® Router's superthreading capabilities to drastically reduce routing runtime on this design. The integrated Encounter Timing System signoff capabilities in the Encounter Digital Implementation System resulted in fewer iterations between implementation and signoff and more predictable convergence.

"The successful tapeout of this complex chip demonstrates the Cadence commitment to providing robust solutions that deliver faster design closure," said Chi-Ping Hsu, senior vice president of research and development for the Implementation Products Group at Cadence. "The enhanced end-to-end multi-processing capabilities and integrated timing signoff have helped many customers overcome the complexities of implementing large, high-performance designs. Global Unichip's tapeout is a testament to the leading capabilities of the new Encounter Digital Implementation System."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence, NanoRoute and Encounter are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
[email protected]

More Stories By Marketwired .

Copyright © 2009 Marketwired. All rights reserved. All the news releases provided by Marketwired are copyrighted. Any forms of copying other than an individual user's personal reference without express written permission is prohibited. Further distribution of these materials is strictly forbidden, including but not limited to, posting, emailing, faxing, archiving in a public database, redistributing via a computer network or in a printed form.