A monolithic semiconductor substrate

Chip Design Journal

Subscribe to Chip Design Journal: eMailAlertsEmail Alerts newslettersWeekly Newsletters
Get Chip Design Journal: homepageHomepage mobileMobile rssRSS facebookFacebook twitterTwitter linkedinLinkedIn

Chip Design Authors: Jnan Dash, Jason Bloomberg, Trevor Bradley, David Strom

Related Topics: Virtualization Magazine, Chip Design

Virtualization: Article

NextIO Standardizes on VMM Methodology and Synopsys VCS for I/O Virtualization Chip

Pairing the VMM Methodology With the VCS Tool Enabled NextIO to Build Environments that Identify Design Bugs

Synopsys announced that NextIO has standardized on the VMM methodology, as defined in the Verification Methodology Manual (VMM) for SystemVerilog, and on Synopsys' VCS functional verification product to accelerate the SystemVerilog-based verification of their newest I/O virtualization chip design. Pairing the VMM methodology with the VCS tool enabled NextIO to efficiently build highly accurate system-level and unit-level simulation environments that identify design bugs. This complete verification environment enabled NextIO to achieve first-pass functional silicon success.

"After an extensive evaluation of the solutions in the market, we decided to use VMM to address the challenge of creating a modern, powerful SystemVerilog-based verification environment," said Rich Warwick, vice president of Engineering and Operations at NextIO. "The VMM methodology and Synopsys' implementation of the VMM base classes helped us structure a verification environment that utilized the full power of SystemVerilog. By standardizing all of our testbenches on VMM, we have been able to reduce development time by fifty percent. VMM solved every verification challenge we faced."

NextIO was able to create its own base classes derived from the VMM base classes that they are now able to extend on a project-by-project basis. This flexible approach allows NextIO to assemble both unit-level and chip-level testbenches in a standardized fashion. This standardization reduces the learning curve for NextIO's designers and verification engineers when new chips are developed, shortening the development schedules of future designs. Subsequent designs will require a certain amount of new, design-specific code; however, NextIO expects to reuse eighty to ninety percent of the environment they architected for their second-generation chip.

"The adoption of the VMM methodology by innovative companies such as NextIO reflects a growing, industry-wide trend," said Swami Venkat, senior director of Verification Marketing at Synopsys. "The combination of Synopsys' comprehensive VCS functional verification product and customer-proven VMM base class library enables unprecedented productivity and predictability, making the VMM methodology the solution of choice for SystemVerilog-based design and verification."

More Stories By Virtualization News

SYS-CON's Virtualization News Desk trawls the news sources of the world for the latest details of virtualization technologies, products, and market trends, and provides breaking news updates from the Virtualization Conference & Expo.

Comments (0)

Share your thoughts on this story.

Add your comment
You must be signed in to add a comment. Sign-in | Register

In accordance with our Comment Policy, we encourage comments that are on topic, relevant and to-the-point. We will remove comments that include profanity, personal attacks, racial slurs, threats of violence, or other inappropriate material that violates our Terms and Conditions, and will block users who make repeated violations. We ask all readers to expect diversity of opinion and to treat one another with dignity and respect.