A monolithic semiconductor substrate

Chip Design Journal

Subscribe to Chip Design Journal: eMailAlertsEmail Alerts newslettersWeekly Newsletters
Get Chip Design Journal: homepageHomepage mobileMobile rssRSS facebookFacebook twitterTwitter linkedinLinkedIn


Chip Design Authors: Jason Bloomberg, Trevor Bradley, David Strom

Related Topics: Chip Design, Facebook on Ulitzer

News Feed Item

eInfochips Joins Elite Group of Companies to Tape-Out Silicon at 16nm

SUNNYVALE, California and AHMEDABAD, India, March 26, 2014 /PRNewswire/ --

eInfochips, a leading semiconductor and product engineering company, today launched design services for chips based on 16nm geometry. The comprehensive suite of services includes Netlist to GDSII, Sign-off, and Design for Testability. eInfochips is one of the few engineering services companies in the world capable of delivering 16nm chip designs which reduce a chip's power consumption by half, while improving performance by one-third over 28nm technology.

     (Logo: http://photos.prnewswire.com/prnh/20131029/648699)

According to Frank Berry, Senior Analyst at IT Brand Pulse, "Transitioning to 16nm technology is risky and expensive. Engineering services organizations with 16nm design expertise will play an important role in helping product companies mitigate the risk, and reduce the cost of the transition."

Engine  for  Next  Gen  Products

16nm chips will power a new generation of products that are smaller, require less power and run faster. A recent TSMC report suggests that 16nm FinFET technology will achieve 55% power reduction and 35% higher speed as compared to the standard 28nm HK/MG planar process.

Taping  Out  =  Hands-on  Experience

In conjunction with TSMC's announcement to support volume production at 16nm, eInfochips is taping-out 16nm FinFET chips for a leading semiconductor design company. That means the eInfochips design team possesses rare hands-on experience using leading EDA Tools across the silicon development cycle. The eInfochips team is also one of the few that have addressed implementation, flow enhancement (including double patterning) and Design Rule Check (DRC) errors at 16nm geometry.

"Mastering chip design at smaller geometries can only be achieved through hands-on experience." said Parag Mehta, Chief Marketing and Business Development Officer at eInfochips. "Today, eInfochips is one of the few companies in the world that can say they have experience at 16nm."

About  eInfochips

eInfochips is a product and semiconductor design solutions company recognized for technology leadership by Gartner, Frost and Sullivan, NASSCOM and Zinnov. The company has designed over 500 products for top global companies, with more than 10 million shipped around the world. Today, over a thousand engineering professionals are developing products at ten design centers across India and USA. The company has sales offices in USA, Canada, Japan, UK and India.

Visit eInfochips at http://www.einfochips.com, or stay connected on, Facebook, Linkedin, SlideShare, and YouTube. To request information, contact [email protected].

TSMC is a registered trademark of Taiwan Semiconductor Manufacturing Company (TSMC) Limited.

Contact:
Mayank Shukla
eInfochips
India (+91) 79 2656 3705
US (+1) 408 496 1882    
http://www.einfochips.com
[email protected]

More Stories By PR Newswire

Copyright © 2007 PR Newswire. All rights reserved. Republication or redistribution of PRNewswire content is expressly prohibited without the prior written consent of PRNewswire. PRNewswire shall not be liable for any errors or delays in the content, or for any actions taken in reliance thereon.