A monolithic semiconductor substrate

Chip Design Journal

Subscribe to Chip Design Journal: eMailAlertsEmail Alerts newslettersWeekly Newsletters
Get Chip Design Journal: homepageHomepage mobileMobile rssRSS facebookFacebook twitterTwitter linkedinLinkedIn

Chip Design Authors: Jnan Dash, Jason Bloomberg, Trevor Bradley, David Strom

Related Topics: Twitter on Ulitzer, IBM Journal, Chip Design, Mobile Web Developer, CIO/CTO Update, Intellectual Property in Silicon Valley, The Role of Business

News Feed Item

DVCon 2013 Announces Record Attendance, Best Paper & Best Poster Awards

The Design and Verification Conference (DVCon), sponsored by Accellera Systems Initiative, concluded this week with record attendance and many attendees excited about the new information and material they gathered during the conference. Overall attendance rose to 883, including full conference and exhibit only registration. Attendance was further enhanced by more than 200 exhibitor personnel that also had access to the panels and keynote. The conference continues to attract new exhibitors, and this year was no exception with 7 first timers.

The Award for Best Paper, as voted by conference attendees, went to Mark Litterick of Verilab, Inc. for his paper, “SVA Encapsulation in UVM – Enabling Phase and Configuration Aware Assertions.” Two Honorable Mentions were awarded: “Who’s Watching the Watchmen? The Time has Come to Objectively Measure the Quality of Your Verification Environment” by David C. Brownell, Analog Devices, Inc., and “The Finer Points of UVM: Tasting Tips for the Connoisseur” by John Aynsley, Doulos.

The poster sessions have become a highly anticipated part of the DVCon program, and for the first time, awards for the Best Poster Presentation were given this year. Posters titled “Unconstrained UVM SystemVerilog Performance” by West Queen, IBM Corp., and Justin A. Sprague and John Pierce, Cadence Design Systems, and “Monitors, Monitors Everywhere - Who is Monitoring the Monitors? SystemVerilog UVM Monitors and Scoreboards” by Rich Edelman and Raghu Ardeishar, Mentor Graphics Corp., won top honors.

“I was very impressed with the quality and intensity of the technical discussions this year,” stated Stan Krolikoski, Ph.D., DVCon General Chair and Distinguished Engineer at Cadence. “In many cases, I witnessed discussions that began during a tutorial, technical session or panel that continued long after the sessions had ended. The sharing of ideas and connections among colleagues continues to be a valuable part of DVCon.”

“The Technical Program Committee has been very pleased with the quality of paper submissions for DVCon, and this year continued that trend with a record number of excellent proposals,” commented Ambar Sarkar, Ph.D., DVCon Program Chair and Chief Verification Technologist at Paradigm Works. “The uptick in both quality and quantity is consistent with the overall growth of the conference. We are very proud of what we’re seeing presented. And the poster sessions were a great hit as expected.”

The Steering Committee has added Dennis Brophy, Accellera Systems Initiative board member and Mentor Graphics Design Verification and Test Division director of strategic business development, as Vice Chair for 2014. Krolikoski will continue as General Chair.

Highlights of the Week:

Ten years ago no one would have imagined there was a need for a million software developers to build apps for smart phones. Similarly, the Industry Leaders Panel, “The Road to 1M Design Starts,” moderated by JL Gray, vice president at Verilab and author of the “Cool Verification” blog, left attendees wondering what would happen if chip design was as accessible to the masses.

Accellera Systems Initiative Day was held on Monday to kick off the conference. Janick Bergeron was recognized during the Accellera-sponsored luncheon as the recipient of the 2013 Accellera Technical Excellence Award. He is a member of the Verification Intellectual Property Technical Subcommittee.

The DVCon Steering Committee values all feedback regarding the conference. Attendees have been given a survey and are asked to provide input on how to make DVCon 2014 even better.

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an industry consortium dedicated to the development and standardization of design and verification languages. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

More Stories By Business Wire

Copyright © 2009 Business Wire. All rights reserved. Republication or redistribution of Business Wire content is expressly prohibited without the prior written consent of Business Wire. Business Wire shall not be liable for any errors or delays in the content, or for any actions taken in reliance thereon.