A monolithic semiconductor substrate

Chip Design Journal

Subscribe to Chip Design Journal: eMailAlertsEmail Alerts newslettersWeekly Newsletters
Get Chip Design Journal: homepageHomepage mobileMobile rssRSS facebookFacebook twitterTwitter linkedinLinkedIn


Chip Design Authors: Jason Bloomberg, Trevor Bradley, David Strom

Related Topics: Chip Design

News Feed Item

austriamicrosystems Releases New Versions of Its Best-in-Class Process Design Kit for 0.35µm Specialty Processes

austriamicrosystems (SIX: AMS) business unit Full Service Foundry today announced the availability of a new analog/mixed signal high performance process design kit ("HIT-Kit") for its 0.35µm CMOS, High-Voltage CMOS and SiGe-BiCMOS specialty technologies.

Based on Cadence® Virtuoso® Custom IC technology, the new HIT-Kit significantly improves the time-to-market for highly competitive products in the analog intensive mixed signal arena. Supporting designers in creating their first-time-right mixed signal designs even for complex designs, this comprehensive design environment with its highly accurate simulation models and flexible SKILL-based PCells provides a proven route to silicon.

The new HIT-Kit 3.80 is available for Cadence Design Systems' Virtuoso® custom design platform IC 5.1.41 and supports the high performance 0.35µm process technologies C35 (CMOS), S35 (SiGe BiCMOS) and H35 (High-Voltage CMOS). The HIT-Kit comes complete with silicon-qualified digital, analog and RF library elements, complete sets of low voltage devices (3.3V and 5.0V) and high-voltage devices (20V, 50V and 120V devices) with various gate oxide thicknesses. The newly developed 0.35µm high density digital standard cell libraries included in this HIT-Kit have an increased gate density of approx. 23kGates/mm² and enable significantly smaller die size along with performance improvements. Fully characterized simulation models for a large set of simulators, extraction and verification run sets for both, Calibre and Assura and automatic layout device generators (PCells) are included. Features such as Safe Operating Area verification tool (SOAC) as well as a Life-Time simulation tool complete the HIT-Kit offering; hence product developers are enabled with a plug-and-play tool set which facilitates "first time right" designs.

"The release of the new HIT-Kit is the result of austriamicrosystems continuous efforts to deliver best in class design environments to our customers" states Thomas Riener, Senior Vice President and General Manager of austriamicrosystems' Full Service Foundry business unit. "Using the newly developed high density digital library for our 0.35µm specialty processes, foundry customers benefit from significantly reduced die size of their designs along with performance improvements. Easy access to a best in class design environment enables our customers to immediately start design activities of highly complex products in the analog intensive mixed signal arena and to focus on their core competence – chip design.”

The new silicon-validated ESD protection library guarantees 1 kV, 2 kV, 4 kV and 8 kV HBM (Human Body Model) ESD protection and is compliant to the MIL-883E, Method 3015.7 and JEDEC JESD22-A114B ESD standards. In C35 technology the total I/O libraries consist of more than 1800 cells supporting 3.3V and 3.3V/5V designs. The specialty High Voltage CMOS process H35 with its isolated libraries offers even more than 2400 core and periphery cells.

To meet our customer’s demands also in terms of flexibility, the HIT-Kit supports RedHat EL 3.0, EL 4.0 and Sun Solaris 8, 9 &10 operating systems. Read more details about this new HIT-Kit version on our Foundry Support Server at http://asic.austriamicrosystems.com/hitkit380.

More Stories By Business Wire

Copyright © 2009 Business Wire. All rights reserved. Republication or redistribution of Business Wire content is expressly prohibited without the prior written consent of Business Wire. Business Wire shall not be liable for any errors or delays in the content, or for any actions taken in reliance thereon.